IPC@CHIP® RTOS-PPC – API Documentation

Header image

Main page


unsigned int sTRY_CATCH::tcProblem

Interrupt Vector of fault.

  • 0x0300 - Data MMU Fault. Program attempted to access the illegal address stored in tcFaultData1. The CPU's DSISR register value containing further diasnostic bits is stored in tcFaultData2.
  • 0x0400 - Instruction MMU Fault. Program attempted to execute the illegal address stored in tcFaultAddr.
  • 0x0600 - Alignment Exception. The address of the access which caused the problem is stored in tcFaultData1. The CPU's DSISR register value containing further diagnostic bits is stored in tcFaultData2.
  • 0x0700 - Program Exception. Program encountered one of the following problems. The bit set in the tcFaultData2 diagnostic word is as indicated.
    1. Trap instruction - 0x0002,0000 bit set.
    2. Privileged instruction executed while in user mode - 0x0004,0000 bit set.
    3. Illegal opcode - 0x0008,0000 bit set.
    The tcFaultData1 word contains the CPU's SRR0 and tcFaultData2 word contains SSR1 read out at time of fault.
  • 0x0900 - Task time limit exceeded. The tcFaultData1 contains the task's time-out limit in units of time base ticks.
  • 0x1000 - Instruction TLB Miss. Program attempted to execute the illegal address stored in tcFaultData1.
  • 0x1100 - Data Load TLB Miss. Program attempted to read from the illegal location saved in tcFaultData1.
  • 0x1200 - Data Store TLB Miss. Program attempted to write to the illegal location saved in tcFaultData1.





Top of page | Main page

Copyright © 2017 Beck IPC GmbH
Generated on Thu Jan 26 16:21:40 2017 by Doxygen 1.6.1